Waveform Sampling Readout – Lessons from the Belle II TOP and applications to future DIRC detectors



Overview

- State-of-the-art DIRC (RICH) detectors
 - Readout (needs to be) increasingly integrated
 - − Finer resolution (spatial, timing) → higher channel density
- Highly integrated readout
 - Reduces system cost (cables can dominate)
 - Improved modularity/performance
- A couple examples:
 - 1. Recently deployed DIRC system (Belle II TOP)
 - 2. High precision timing (latest)
 - 3. Low-cost, high density, next generation readout

Waveform Sampling: An Enabling Technology

• ATWD – IceCube



An Easily understood Selling Point





• Pipelined storage = array of T/H elements, with output buffering



Switched Capacitor Array Sampling







Basic Functional components



Upgraded Belle detector

- PID (π/K) detectors
 - Inside current calorimeter
 - Use less material and allow more tracking volume
 → Available geometry defines form factor



imaging TOP (iTOP)

Concept: Use best of both TOP (timing) and DIRC while fit in Belle PID envelope



Use wide bars like proposed TOP counter

NIM A623 (2010) 297-299.



- Use new, high-performance MCP-PMTs for sub-50ps single p.e. TTS
 Use simultaneous T, θc [measuredpredicted] for maximum K/π separation
- Optimize pixel size

iTOP relativistic velocity



Actual PID is event-by-event

Test most probable distribution

Beamtest Experiment 2 Run 568 Event 1





Single photon detection for TOP

Single photon timing for MCP-PMTs



Highly integrated services



• A severely constrained space



imaging TOP Readout (FDIRC proto)





IRSX Single Channel

• Sampling: 128 (2x 64) separate transfer lanes

Recording in one set 64, transferring other ("ping-pong")

- Concurrent Writing/Reading
 Only 128 timing constants
 Storage: 64 x 512 (512 = 8 * 64)
 - Wilkinson (64x1): was (32x2)
 - 64 conv/channel



IRSX ASIC Overview



- 8 channels per chip @ 2.8 GSa/s
- Samples stored, 12-bit digitized in groups of 64
- 32k samples per channel (11.6us at 2.8GSa/s)
- Compact ASICs implementation:
 - Trigger comparator and thresholding on chip
 - On chip ADC
 - Multi-hit buffering



Die Photograph



8mm

iTOP Readout "boardstack" (1 of 4 per TOP Module) ΗV Carrier (x4) Front (x2) Belle-II iTOF 030021 REV SCROD



iTOP Readout Production Testing



- 2x Carrier test stations at South Carolina, 1x backup in Hawaii
- Laser test stand Hawaii
- SCROD test stand in Pittsburgh
- Firmware test at PNNL



Production single photon testing



Laser timing: laser_pixel3_0_gain4_HV3201_18may2015



Production – initial single photon timing





If single photon, why bother?



aser on -- triggered

4338

2.645

1.556

10

Gain [x10^5]

Entries

Mean

DMO

8

2.5

3



-Ch. 5

🗕 Ch. 6

🛨 Ch. 7

FDIRC Experience



Focus now



Global Cosmic Ray Test

-100

-150



-50

-100

-150

-300

- Global cosmic ray data taking started since July 3, 2017
- Outer detectors including TOP joined the data taking
- Rough number of photon hits per events agrees with MC
- More detailed analyses are ongoing



Calibrations Ongoing

- Sampling timebase (inject reference pulse pair)
- Channel-channel alignment (laser calibration)
- Module-module alignment (readout aligned to SuperKEKB clock)
- Subdetector (x,y,z), T alignment (global runs July, Aug 1.5T field)



First combined data taking

Versus stand-alone



Biggest challenge: Firmware complexity



Technology has room to improve

1GHz analog bandwidth, 5GSa/s



G. Varner and L. Ruckman NIM A602 (2009) 438-445.

E. Oberla, J-F Genat, H. Grabas, H. Frisch, K. Nishimura, G. Varner NIM A**735 (2014) 452-461**.



Simulation includes detector response



J-F Genat, G. Varner, F. Tang, H. Frisch NIM A**607 (2009) 387-393**.

> Extending to 1ps and lower, with advanced calibration techniques

Now pushing to the femtosecond regime

Pushing sampling speed and analog bandwidth



(new type of PID or DIRC devices?)

P. Orel and G. Varner

IEEE Trans. Nucl. Sci. 64 (2017) 1950-1962.



27

A very different kind of DIRC detector

Askaryan Calorimeter Exp (ACE)





Radio (mm wave)

arXiv:1708:01798 (5-AUG-2017) **2.3ps intrinsic timing resolution** (SLAC ESTB measurement)



28

GCT Camera (CTA) – TARGET ASIC









Single pixel



Performance Reference





TARGET family Synopsis

- ~21000 channels of TARGETX deployed for Belle II K-long and Muon system scintillator upgrade
- Each CTA camera 2048 channels
- 256k storage cells per ASIC (>300 million tested)
- 16 channel density attractive for compact sensor arrays (e.g. high-density DIRC ...)
- 64 channel version (SiREAD) in design
- Engineering run quantities: \$1.40/channel (ADC and trigger on-chip)
- While not for precision timing, < 100ps

Looking back on >10 year development

• ASIC costing well understood, very competitive!

NIM A591 (2008) 534-345.



One example: modular RICH readout

Challenge:

Readout of compact H13700 MCP-PMT Compact and dense: 256 channels in 2"x2" Timing resolution: ~100ps Long buffer Abutted Photosensors Likely convert to SiPM array later Minimize analog cabling

Solution:

1st gen prototype based on existing TARGETX ASIC:

1GSa/s full waveform sampling 16 us trigger buffer 16 channels Self triggering capability Low cost 250nm CMOS

Upgrade to 64-channel SiREAD chip







Summary

Waveform-sampling readout, directly married to photodetectors is an almost ideal DIRC readout

- Cost:
 - > Reduce cabling, power requirements
 - > Underlying technology inexpensive, powerful
- Performance:
 - > Space-time photon resolution PD determined
 - High rate, pile-up robustness

• Maturity:

- > Complex firmware biggest headache
- > In-ASIC functionality, commercial support

Backup





First showering Event: CDC + TOP + ECL



Calibration Procure

What we have to calibrate for timing;



Alignment $\chi^2 \equiv -2 \sum \log \mathcal{L}^{(i)}_{\mu}(\hat{p}) = \min,$ $\hat{p} \equiv (\Delta x, \Delta y, \Delta z, \alpha, \beta, \gamma, t_0)$

Module T0 Synchronization of the modules one with the others

Double cal pulse

Time base calibration (TBC)

Laser calibration system

NOTE: Very Different Time Scales!





Local T0 alignment



37

Timebase Calibration

• Took a while to get new FW release, SW work continued

/group/belle2/users/wangxl/iTOP/TBC/DB201612b/xval/. The data of run3523 and run3524 are also processed and skimed, and finally saved at /ghi/fs01/belle2/bdata/group/detector/TOP/Skim-wangxl/2016-12/.



FIG. 1: Example of calculation on Slot_01 ASIC_00. (a) is the shape of time difference (ΔT) of the double pulses in channel_7 from the raw data, (b) is the dime difference after correction, (c) is the project of ΔT after correction and a fit performed to the distribution to show the mean and the resolution of ΔT , (d) shows how the χ^2 values change in the iterations of calculation.



FIG. 2: Summary of calculation results of the 64 ASICs of Slot_01. Plot (a) is means of the time difference of double pulses, and (b) is the time resolution.

Channel-by-channel Timing alignment

• Global timing alignment – laser studies

DATA slot12-r3512: Laser time as a function of pixel (after TB correction, before time alignment)



DATA slot12-r3512: Laser time as a function of pixel (after TB correction, after time alignment)

s12_r3524_calch7:laser time [ns] vs pixel



NOTE: Different Time Scales!

Laser timing calibration/alignment

- To synchronize the channels within a single module, we flash them with a pico-second laser pulse through optical fibers.
- The system has been developed by Italian group (Padova/Torino)



Region Of Interest & Feature Extraction



Standard CFD algorithm works well, though performance degrades at low PMT (mandated to mitigate aging effects)

Low PMT Gain Operation

- current feature extraction uses constant fraction discrimination to extract signal timing
- resolution deteriorates at small signal amplitudes
- using laser data from Hawaii test setup
- TProfile to get waveform template
- fit with central Gaussian and exponential tail



 use template fitter to improve resolution at small amplitudes/high noise

Necessary to maximize MCP lifetime Studying how best to implement (Zynq: PS is too slow(?), PL option)



After installation – comparison plot



iTOP Trigger Requirements

• Few ns time resolution triggering X. Gao et al., IEEE



2010, pp 630-635.

-2

0

Mean: -0.2ns

StdDev: 1.7ns

2

0

PMT signal transmission through front board and pogo pins to (mock) carrier board



scope 4GHz BW 20 GS/s 500 ps/div 5 mV/div ext. att. 0.83 Risetime of these pulses ~130 ps