




# Waveform Sampling Readout – Lessons from the Belle II TOP and applications to future DIRC detectors



Gary S. Varner  
University of Hawai'i  
DIRC2017, Castle Rauschholzhausen




# Overview


- State-of-the-art DIRC (RICH) detectors
  - Readout (needs to be) increasingly integrated
  - Finer resolution (spatial, timing) → higher channel density
- Highly integrated readout
  - Reduces system cost (cables can dominate)
  - Improved modularity/performance
- A couple examples:
  1. Recently deployed DIRC system (Belle II TOP)
  2. High precision timing (**latest**)
  3. Low-cost, high density, next generation readout

# Waveform Sampling: An Enabling Technology


- **ATWD – IceCube**




LABRADOR3,  
ANITA Experiment



DRS4,  
MEG Experiment





SAM,  
H.E.S.S.-II



# An Easily understood Selling Point


Belle TOF FM PMT signal



- 2 GSa/s, 1GHz ABW
- Tektronics Scope
- 2.56 GSa/s LAB



	WFS ASIC	Commercial
Sampling speed	0.1-6 GSa/s	2 GSa/s
Bits/ENOBs	16/9-13+	8/7.4
Power/Chan.	$\leq 0.05W$	Few W
Cost/Ch.	$< \$10$ (vol)	$> 100\$$

“oscilloscope on a chip”




# Underlying Technology

- Track and Hold (T/H)





- Pipelined storage = array of T/H elements, with output buffering





# Switched Capacitor Array Sampling

- Write pointer is ~few switches closed @ once




Tiny charge:  $1\text{mV} \sim 100e^-$

300MHz RF Sine [50mV amplitude]




Few 100ps delay




Channel 1

Channel 2

# Basic Functional components



On or off-chip ADC



Single storage  
Channel


Sample timing  
Control

Few mm x  
Few mm  
in size

Readout Control

# Upgraded Belle detector

- PID ( $\pi/K$ ) detectors
- Inside current calorimeter
- Use less material and allow more tracking volume  
→ Available geometry defines form factor






# imaging TOP (iTOP)



**Concept:** Use best of both TOP (timing) and DIRC while fit in Belle PID envelope

**NIM A623 (2010) 297-299.**

Side view of crystal



BaBar DIRC







- Use new, high-performance MCP-PMTs for sub-50ps single p.e. TTS
- Use simultaneous  $T$ ,  $\theta_c$  [measured-predicted] for maximum  $K/\pi$  separation
- Optimize pixel size

Use wide bars like proposed TOP counter

# iTOP relativistic velocity

- Space-time correlations




Beam Test Data

These are cumulative distributions

# Actual PID is event-by-event



- Test most probable distribution

Beamtest Experiment 2 Run 568 Event 1





# Single photon detection for TOP

- Single photon timing for MCP-PMTs









$\sigma < \sim 50\text{ps}$  target



NOTE: this is single-photon timing, not event start-time “T<sub>0</sub>”


# Highly integrated services

- A severely constrained space



# imaging TOP Readout (FDIRC proto)

Waveform sampling ASIC




8k channels

1k 8-ch. ASICs

64 "board stacks"

64 DAQ fiber transceivers

Subdetector Readout Module



On or in Detector


FPGA firmware consists of 3 parts:

- 1) ASIC/ADC driver (common)
- 2) Trigger feature extract (subdet. specific)
- 3) Unified DAQ transport protocol

Low-jitter clock


Giga-bit Fiber Transceiver Links

COPPER




64 FINESSE  
16 COPPER

Global Decision Logic



2x UT3  
Trigger  
modules

Clock/Event Timing Distribution




Clock, trigger,  
programming  
module  
(FTSW)

8  
FTSW





64 SRM




# IRSX Single Channel


- Sampling: 128 (2x 64) separate transfer lanes
- Recording in one set 64, transferring other (“ping-pong”)



- Concurrent Writing/Reading
- Only 128 timing constants
- Storage: 64 x 512 (512 = 8 \* 64)
- Wilkinson (64x1): was (32x2)
  - 64 conv/channel




# IRSX ASIC Overview



- 8 channels per chip @ 2.8 GSa/s
- Samples stored, 12-bit digitized in groups of 64
- 32k samples per channel (11.6us at 2.8GSa/s)
- Compact ASICs implementation:
  - Trigger comparator and thresholding on chip
  - On chip ADC
  - Multi-hit buffering







## Die Photograph






# iTOP Readout "boardstack"

(1 of 4 per TOP Module)




# iTOP Readout Production Testing

- 2x Carrier test stations at South Carolina, 1x backup in Hawaii
- Laser test stand Hawaii
- SCROD test stand in Pittsburgh
- Firmware test at PNNL



Carrier test stand




Laser scan


# Production single photon testing



Laser timing: laser\_pixel3\_0\_gain4\_HV3201\_18may2015




# Production – initial single photon timing




# If single photon, why bother?




laser efficiency ASIC 3, ch 6




laser efficiency ASIC 3, ch 3 (gain = 4x), HV3051






laser efficiency ASIC 3, ch 3 (gain = 4x), HV2901




## Trigger Efficiency vs. Extr. Gain



# FDIRC Experience



**Before**




**After**

**“Is that it?!?”**


**-Matt McCulloch (surprise at how few cables were used in the upgrade)**

# Focus now

# Global Cosmic Ray Test




- Global cosmic ray data taking started since July 3, 2017
- Outer detectors including TOP joined the data taking
- Rough number of photon hits per events agrees with MC
- More detailed analyses are ongoing




# Calibrations Ongoing

- Sampling timebase (inject reference pulse pair)
- Channel-channel alignment (laser calibration)
- Module-module alignment (readout aligned to SuperKEKB clock)
- Subdetector (x,y,z), T alignment (global runs July, Aug 1.5T field)

First combined data taking




Versus stand-alone






# Biggest challenge: Firmware complexity

bPID/TOP front-end boardstack schematic diagram






carrier revE detail



in addition, on the board, there are:  
 11 voltage regulators  
 voltage and current monitoring for all regulators  
 power supply sequencing logic  
 calibration signal amplification and fanout  
 automatic failover wiring to close JTAG chain  
 temperature sensor (i2c)  
 EEPROM (i2c)

cdt-sub vs pixel : cdf for s01-ch0\_r4928\_tbc4855\_ch7





# Technology has room to improve

1GHz analog bandwidth, 5GSa/s


Simulation includes detector response

Time Difference Dependence on Signal-Noise Ratio (SNR)



G. Varner and L. Ruckman  
**NIM A602 (2009) 438-445.**

J-F Genat, G. Varner, F. Tang, H. Frisch  
**NIM A607 (2009) 387-393.**




Extending to 1ps and lower, with advanced calibration techniques

E. Oberla, J-F Genat,  
 H. Grabas, H. Frisch,  
 K. Nishimura, G. Varner  
**NIM A735 (2014) 452-461.**

# Now pushing to the femtosecond regime

Pushing sampling speed and analog bandwidth




P. Orel, G. Varner  
and P. Niknejadi  
**NIM A857 (2017) 31-41.**

And pushing the **space-time limit**  
(new type of PID or DIRC devices?)

P. Orel and G. Varner

IEEE Trans. Nucl. Sci. **64 (2017) 1950-1962.**






# A very different kind of DIRC detector

## Askaryan Calorimeter Exp (ACE)


Radio (mm wave)

arXiv:1708:01798 (5-AUG-2017)






**2.3ps intrinsic timing resolution**  
(SLAC ESTB measurement)




ACE channel-to-channel cross-correlation relative timing delays



# GCT Camera (CTA) – TARGET ASIC





# TARGET ASIC Overview



## TARGET Single Channel

- Sampling: 64 (2x 32) separate transfer lanes  
Recording in one set 32, transferring other (“ping-pong”)



- Storage: 64 x 256 (256 = 8 \* 32)

- Wilkinson (32x1):  
32 conv/channel


### Density evolution:

- Sampling aligned to global Reference clock
- 2x more channels
- Sampling 3x slower
- Expanding next generation to 64 channels, on-chip feature extraction


# Performance Reference



KLM SciFi: noDate (KLMS\_0065\_asic0\_ch0\_sipmdata)




TARGETX timing measurement



Sine scan data (zero crossing)

KLM SciFi: noDate (KLMS\_0065\_asic0\_ch0\_sipmdata)



# TARGET family Synopsis

- ~21000 channels of TARGETX deployed for Belle II K-long and Muon system scintillator upgrade
- Each CTA camera 2048 channels
- 256k storage cells per ASIC (>300 million tested)
- 16 channel density attractive for compact sensor arrays (e.g. high-density DIRC ...)
- **64 channel version** (SiREAD) in design
- Engineering run quantities: **\$1.40/channel** (ADC and trigger on-chip)
- While not for precision timing, **< 100ps**





# Looking back on >10 year development

- ASIC costing well understood, very competitive!

**NIM A591 (2008) 534-345.**

Storage Depth Capacity



# One example: modular RICH readout

## Challenge:

Readout of compact H13700 MCP-PMT  
Compact and dense: 256 channels in 2"x2"  
Timing resolution: ~100ps  
Long buffer  
Abutted Photosensors  
Likely convert to SiPM array later  
Minimize analog cabling

## Solution:

1<sup>st</sup> gen prototype based on existing

TARGETX ASIC:

1GSa/s full waveform sampling


16 us trigger buffer

16 channels

Self triggering capability

Low cost 250nm CMOS

**Upgrade to 64-channel SiREAD chip**



Nalu Scientific

Data Acquisition Systems



UNIVERSITY  
of HAWAII

MĀNOA

# Summary

Waveform-sampling readout, directly married to photodetectors is an almost ideal DIRC readout

- **Cost:**

- Reduce cabling, power requirements
- Underlying technology inexpensive, powerful


- **Performance:**

- Space-time photon resolution PD determined
- High rate, pile-up robustness


- **Maturity:**

- Complex firmware biggest headache
- In-ASIC functionality, commercial support

# Backup



**First showering  
Event:  
CDC +  
TOP +  
ECL**



# Calibration Procure

- What we have to calibrate for timing;

$$T_{\text{photon}} = t_{\text{digit}} + T_{\text{channel}}^0 + T_{\text{module}}^0$$

**Time base calibration (TBC)**

Calibration of the bin size of the digitizer

**Local T0**

Synchronization of the channels within a single quartz bar

**Alignment**

$$\chi^2 \equiv -2 \sum_{i=1}^n \log \mathcal{L}_{\mu}^{(i)}(\hat{p}) = \min,$$



$$\hat{p} \equiv (\Delta x, \Delta y, \Delta z, \alpha, \beta, \gamma, t_0)$$

**Module T0**

Synchronization of the modules one with the others

Double cal pulse


Laser calibration system




**NOTE: Very Different Time Scales!**

**Local T0 alignment**

DATA slot12-r3512: Laser time as a function of pixel (after TB correction, before time alignment)



DATA slot12-r3512: Laser time as a function of pixel (after TB correction, after time alignment)



# Timebase Calibration

- Took a while to get new FW release, SW work continued

/group/belle2/users/wangxl/iTOP/TBC/DB201612b/xval/. The data of run3523 and run3524 are also processed and skimmed, and finally saved at /ghi/fs01/belle2/bdata/group/detector/TOP/Skim-wangxl/2016-12/.




FIG. 1: Example of calculation on Slot\_01 ASIC\_00. (a) is the shape of time difference ( $\Delta T$ ) of the double pulses in channel\_7 from the raw data, (b) is the time difference after correction, (c) is the project of  $\Delta T$  after correction and a fit performed to the distribution to show the mean and the resolution of  $\Delta T$ , (d) shows how the  $\chi^2$  values change in the iterations of calculation.





FIG. 2: Summary of calculation results of the 64 ASICs of Slot\_01. Plot (a) is means of the time difference of double pulses, and (b) is the time resolution.


# Channel-by-channel Timing alignment

- Global timing alignment – laser studies

DATA slot12-r3512: Laser time as a function of pixel (after TB correction, **before time alignment**)



DATA slot12-r3512: Laser time as a function of pixel (after TB correction, **after time alignment**)





**NOTE: Different Time Scales!**


# Laser timing calibration/alignment

- To synchronize the channels within a single module, we flash them with a pico-second laser pulse through optical fibers.
- The system has been developed by Italian group (Padova/Torino)

## TOP light distribution system



Probably three peaks by **direct photons** and those reflected **once** and **twice**




**NEW:** Splitter 1-24 via Planar Light Circuit (Padova)



SM fiber (Torino)



MM Bundle (Padova)




GRIN Lenses (Padova)





# Region Of Interest & Feature Extraction





**Standard CFD algorithm works well, though performance degrades at low PMT (mandated to mitigate aging effects)**


# Low PMT Gain Operation

- current feature extraction uses constant fraction discrimination to extract signal timing
- resolution deteriorates at small signal amplitudes

- using laser data from Hawaii test setup
- TProfile to get waveform template
- fit with central Gaussian and exponential tail





- use template fitter to improve resolution at small amplitudes/high noise



**Necessary to maximize MCP lifetime**

**Studying how best to implement  
(Zynq: PS is too slow(?), PL option)**


# After installation – comparison plot



viewed from the forward (Oho) side


$z \sim 0 \pm 10$  cm

**These studies used “raw waveform” readout; need Feature Extracted version (subsequent effort)**





# iTOP Trigger Requirements

- Few ns time resolution triggering




*X. Gao et al., IEEE (NSS/MIC) proceedings, 2010, pp 630-635.*



Single-track performance

# PMT signal transmission through front board and pogo pins to (mock) carrier board

2014-04-10  
05:20:49



scope 4GHz BW 20 GS/s 500 ps/div 5 mV/div ext. att. 0.83  
Risetime of these pulses ~130 ps